Request Quote













Request Quote


AX88772ALF | ASIX

Download the free Library Loader to convert this file for your ECAD Tool.

Learn more about ECAD Model here.

ASIX AX88772ALF

LAN Controller, CMOS, PQFP64


RoHS Compliant

Ordering Info

In Stock: 298

On Order Qty: 2500

MOQ: 1

Lead Time: 30 weeks

Package Quantity: 1

HTS Code: 8542.39.0001

ECCN: EAR99

COO: TW

Quantity Cost
1-249 $3.33
250-499 $3.00
500-999 $2.73
1000+ $2.50


Secure Payment Methods: Accepted Payment Methods:  Visa, Mastercard, American Express, Discovery Card PayPal accepted
Need more Info?

Product Info

The AX88772 USB to 10/100 Fast Ethernet/HomePNA/HomePlug controller is a high performance and highly integrated ASIC with embedded 28KB SRAM for packet buffering. It enables low cost and affordable Fast Ethernet network connection to desktop, notebook PC, and embedded system using popular USB ports. It has an USB interface to communicate with USB host controller and is compliant with USB specification V1.0, V1.1 and V2.0. It implements 10/100Mbps Ethernet LAN function based on IEEE802.3, and IEEE802.3u standards or HomePNA standard. It integrates an on-chip 10/100Mbps Ethernet PHY to simplify system design and provides an optional media-independent interface (MII) for implementing Fast Ethernet and HomePNA functions.

Single chip USB to 10/100 Fast Ethernet and HomePNA and HomePlug Network Controller.
Integrates on-chip 10/100Mbps Fast Ethernet PHY.
USB specification 1.0 and 1.1 and 2.0 compliant.
Supports USB Full and High Speed modes with Bus power capability.
Supports 4 endpoints on USB interface.
High performance packet transfer rate over USB bus using proprietary burst transfer mechanism (US Patent Approval).
IEEE 802.3 10BASE-T and 100BASE-TX compatible.
Embedded 20KB SRAM for RX packet buffering and 8KB SRAM for TX packet buffering.
Supports both full-duplex and half-duplex operation on Fast Ethernet.
Provide optional MII interfaces for Ethernet PHY and HomePNA/HomePlug PHY interface.
Supports suspend mode and remote wakeup via link-up, magic packet, or external pin.
Optional PHY power down during suspend mode.
Supports 256/512 bytes (93c56/93c66) of serial EEPROM (for storing USB Descriptors).
Supports automatic loading of Ethernet ID, USB Descriptors and Adapter Configuration from EEPROM after power-on initialization.
External PHY loop-back diagnostic capability.
Integrates on-chip 3.3V to 2.5V voltage regulator and requires only single power supply: 3.3V.
Small form factor with 128-pin LQFP package.
12MHz and 25MHz clock input from either crystal or oscillator source.

Electrical Characteristics

JESD-30 Code S-PQFP-G64
Number of Terminals 64
Operating Temperature-Max 70
Operating Temperature-Min 0
Package Body Material PLASTIC/EPOXY
Package Code QFP
Package Equivalence Code QFP64,.35SQ,16
Package Shape SQUARE
Package Style FLATPACK
Power Supplies 1.8,3.3
Qualification Status Not Qualified
Sub Category Serial IO/Communication Controllers
Surface Mount YES
Technology CMOS
Temperature Grade COMMERCIAL
Terminal Form GULL WING
Terminal Pitch .4
Terminal Position QUAD
uPs/uCs/Peripheral ICs Type SERIAL IO/COMMUNICATION CONTROLLER, LAN