Request Quote
Request Quote
Thank you for your inquiry. We are working on your request and will respond as soon as possible. For immediate inquiries please call 1-866-651-2901
Download the free Library Loader to convert this file for your ECAD Tool.
Learn more about ECAD Model here.Electrical Characteristics
Additional Feature | MAX USABLE 6000 LOGIC GATES |
Clock Frequency-Max | 135 |
Combinatorial Delay of a CLB-Max | 4.1 |
JESD-30 Code | S-PQCC-J84 |
JESD-609 Code | e0 |
Length | 29.3116 |
Moisture Sensitivity Level | 3 |
Number of CLBs | 320 |
Number of Equivalent Gates | 5000 |
Number of Inputs | 70 |
Number of Logic Cells | 320 |
Number of Outputs | 70 |
Number of Terminals | 84 |
Operating Temperature-Max | 85 |
Operating Temperature-Min | 0 |
Organization | 320 CLBS, 5000 GATES |
Package Body Material | PLASTIC/EPOXY |
Package Code | QCCJ |
Package Equivalence Code | LDCC84,1.2SQ |
Package Shape | SQUARE |
Package Style | CHIP CARRIER |
Peak Reflow Temperature (Cel) | 225 |
Power Supplies | 5 |
Programmable Logic Type | FIELD PROGRAMMABLE GATE ARRAY |
Qualification Status | Not Qualified |
Seated Height-Max | 5.08 |
Sub Category | Field Programmable Gate Arrays |
Supply Voltage-Max | 5.25 |
Supply Voltage-Min | 4.75 |
Supply Voltage-Nom | 5 |
Surface Mount | YES |
Technology | CMOS |
Temperature Grade | OTHER |
Terminal Finish | Tin/Lead (Sn85Pb15) |
Terminal Form | J BEND |
Terminal Pitch | 1.27 |
Terminal Position | QUAD |
Time@Peak Reflow Temperature-Max (s) | 30 |
Width | 29.3116 |